CLAIMS:

2

10

[i] 11⊫≟

	1			
I .	l.	A	system	comprising:

- a first ASIC (Application Specific Integrated Circuit) including a first substrate;
- a plurality of On Chip Macros mounted on said first substrate;
- a second ASIC including a second substrate positioned in spaced relationship to said first substrate;
 - a plurality of On Chip Macros mounted on said second substrate;
 - a Chip to Chip Bus Interface subsystem operatively positioned to provide communications between the first ASIC and the second ASIC; and
 - a Chip to Chip Macro subsystem operatively mounted on the first ASIC and the second ASIC, said Chip to Chip Macro subsystem aggregating all communications between at least a pair of On Chip Macros one of each being located on the first substrate and the second substrate onto the Chip to Chip Bus Interface subsystem.
- The system of Claim 1 wherein the Chip to Chip bus interface subsystem includes a first transmission system transmitting data from the first ASIC to the second ASIC; and a second transmission system transmitting data from the second ASIC to the first ASIC.

- The system of Claim 2 wherein the first transmission system includes a first 1
- 2 unidirectional data bus;
- 3 a first unidirectional parity bus;
- a first unidirectional start of message control line; and
- 5 a first unidirectional clock bus.
- 4. The system of Claim 3 wherein the first transmission system further includes a first 1 control line that transmits a signal in a direction opposite to signal transmission on other 2 and the state of lines in said first transmission system, said signal inhibiting a Macro on a selected ASIC from transmitting data.
 - The system of Claim 2 wherein the second transmission system includes a set of 5. transmission lines substantially similar to those set forth in Claim 4.
- The system of Claim 5 further including a second control line that transmits signals in a 6. direction opposite to signal transmission on other lines in said second transmission 2 3 systems.
- The system of Claim 1 wherein the Chip to Chip Macro subsystem includes a first Chip 7. to Chip Macro operatively mounted on the first ASIC; and a second Chip to Chip macro operatively mounted on the second ASIC. 3

- 1 8. The system of Claim 7 wherein the first Chip to Chip macro or the second Chip to Chip
 2 macro includes a transmit (Tx) channel; and
 3 a Receive Channel wherein said Tx channel includes a transmitter Multiplexor;
 4 a transmitter Speed Matching Buffer connected in series to the transmitter Multiplexor;
 5 and
 6 a Serializer connected in series to the transmitter speed matching buffer; and said Receive
 - a Serializer connected in series to the transmitter speed matching buffer; and said Receive Channel includes a De-serializer; Receive (Rx) Speed Matching buffer connected in series to the De-Serializer and a Rx De-multiplexor connected in series to the Rx Speed Matching buffer.
 - 9. The system of Claim 8 wherein the Tx Multiplexor further includes arbitration devices receiving requests from multiple Macros and granting priority to transmit to one of said requests; and
 - a generator response to the one of said requests to generate a message based upon information in the one of said requests and forward said message to the speed matching buffer.
- 10. The system of Claim 8 wherein the Rx De-mulitplexor includes a decoder that decodes
 selected fields in messages to determine which Macro should receive the message.
- 1 11. A Macro for interconnecting chips comprising:
- a Transmit channel; and

7 and the 8 and the test test test to the same test and the same t

- a Receive channel; said Transmit Channel including an arbitrator that arbitrates Requests
 generated from multiple Requesters and granting priority to one of the requests;
 - a generator responsive to said one of the requests to generate a message based upon information in said one of the requests;
 - a first Speed Matching Buffer that receives the message; and
 - a Serializer extracting messages from said Speed Matching Buffer at a first data rate over a relatively wide data bus and converting said message to a second data rate for transmission over a data bus narrower than the relatively wide data bus.
 - 12. The Macro of Claim 11 wherein the Speed Matching Buffer includes a RAM; and a controller coupled to said RAM, said controller causing data to be written in said RAM at a first frequency and read from said RAM at a different frequency.
 - 13. The Macro of Claim 11 wherein the Receive Channel further includesa second Speed Matching Buffer that buffers messages received from another macro;
 - a De-serializer receiving the messages having a first footprint and first data rate from another macro, said De-serializer adjusting the first footprint and first data rate of the messages from another macro and loading said messages into the second Speed Matching Buffer; and
 - a De-Multiplexor including circuits to extract messages from the Speed Matching Buffer, determining destination of extracted messages and forwarding the extracted message to determined destinations.

5

6

7

8

9

10

2¹

3

4

5

6

7

The Macro of Claim 12 further including circuit in said second Speed Matching Buffer to 14. 1 generate a control signal if said second speed matching buffer does not wish to receive 2 additional data. 3 15. 1 The Macro of Claim 11 or Claim 13 further including 2 a Network Processor Complex Chip operatively coupled to said Macro. 1 16. The Macro of Claim 11 or Claim 13 further including at the second of a Scheduler Chip operatively coupled to said Macro. 17. The Macro of Claim 11 or Claim 13 further including a Data Flow Chip operatively coupled to the Macro. 18. A method comprising: f.j 2 partitioning circuits into functional blocks on a first ASIC and a second ASIC; 3 generating Request signals by functional blocks on the first ASIC wanting to communicate with functional blocks on the second ASIC; granting priority to one Request based upon a result of an arbitrator arbitrating between 5 multiple Requests; 6

RAL920000126US1

7

8

generating a message based upon information in the one Request;

buffering the message in a first buffer; and

- serializing buffered messages with a Serializer to permit data transmitted at a first data 9 10 rate on a wide internal ASIC bus to be transferred on a narrower bus at a higher data rate.
- 19. The method of Claim 18 wherein the internal ASIC bus is approximately 128 bits. 1
- The method of Claim 19 wherein the narrower bus is approximately 32 bits and the 20. 1 higher data rate is approximately 500Mbit/sec (per bit). 2
- 21. The method of Claim 18 further including the steps of providing on the first ASIC a the control of the co second buffer to receive messages from the second ASIC; converting the message by a De-serializer from a first footprint, equivalent to a width of a first bus, and first data rate to a second footprint, equivalent to a width of a second bus, and

writing converted messages into the second buffer.

- 1 22. The method of Claim 21 further including the steps of extracting by a De-multiplexor 2 messages from said second buffer;
- determining by said De-multiplexor a destination for said extracted messages; and 3 forwarding said extracted messages to the destination. 4

second data rate; and

- The system of Claim 1 wherein the first ASIC includes a Network Processor Complex
 Chip and the second ASIC includes a Data Flow Chip.
- 24. The system of Claim 1 where the first ASIC includes a Data Flow Chip and the second
 ASIC includes a Scheduler chip.
- 1 25. A system comprising:
- 2 a Data Flow Chip;
 - a first Chip to Chip Macro operatively mounted on said Data Flow Chip;
 - a Schedule Chip;
 - a second Chip to Chip Macro operatively mounted on said Data Flow Chip;
 - a transmission interface interconnecting the first Chip to Chip Macro and second Chip to Chip Macro.
 - 26. A device comprising:
- an ASIC having circuits that can be grouped into separate sub Macros; and
- a Chip to Chip Macro mounted on said ASIC, said Chip to Chip macro receiving data at a
- 4 first data rate with a first footprint from selected ones of said sub Macros converting the data to a
- second footprint at a second data rate and transmitting the data at the second data rate and second
- 6 footprint.

and the state of t

- 1 27. The device of Claim 26 wherein the second footprint is narrower than the first footprint
- 2 and the second data rate is higher than the first data rate.